Design of eFuse OTP IP for Light Sensors Using Single Devices
Keywords:
Single device, Light sensor, Electrical fuse (eFuse), One-time programmable (OTP), Program voltageAbstract
A light sensor chip requires a small capacity electrical fuse (eFuse) onetime programmable (OTP) memory intellectual property (IP) to trim analog circuits or set initial values of digital registers. In this paper, a 128-bit eFuse OTP IP was designed using only 3.3V medium voltage (MV) devices, without the use of 1.8V low-voltage (LV) logic devices. The eFuse OTP IP, designed with 3.3V single MOS devices, can reduce the total process cost of three masks, which include the gate oxide mask of a 1.8V LV device and the LDD implant masks of NMOS and PMOS. Additionally, since the 1.8V voltage regulator circuit was not required, the size of the light sensor chip can be reduced. To further reduce the number of package pins on the light sensor chip, the VPGM voltage (program voltage) was applied through the VPGM pad during the wafer testing, and the VDD voltage was applied through the PMOS power switching circuit after packaging resulting in a reduced number of package pins.
References
Samsung simulator, n.d., viewed August 31, 2022, http://samsungsimulator.com
Kulkarni SH, Chen Z, He J, et al., 2010, A 4 kb Metal-Fuse OTP-ROM Macro Featuring a 2 V Programmable 1.37 μm2 1T1R Bit Cell in 32 nm High-k Metal-Gate CMOS. IEEE Journal of Solid-State Circuits, 45(4): 863–868. https://doi.org/10.1109/JSSC.2010.2040115
Park H, Jin RJ, Ha P-B, 2015, Design of an 64-bit eFuse One-Time Programmable Memory IP Based on a Logic Process for Sensors. 2015 International Conference on Future Information and Communication Engineering, 7(1): 119–124.
Lee J-H, Kang M-C, Jin L, et al., 2009, Design of an Asynchronous eFuse One-Time Programmable Memory IP of 1 Kilo Bits Based on a Logic Process. Journal of Korea Institute of Information and Communication Engineering, 13(7): 1371–1378. https://doi.org/10.6109/jkiice.2009.13.7.1371
Ren Y, Ha P-B, Kim Y-H, Design of a Logic eFuse OTP Memory IP. Journal of the Korea Institute of Information and Communication Engineering, 20(2): 317–326. https://doi.org/10.6109/jkiice.2016.20.2.317
Yang H, Choi I-W, Jang J-H, et al., 2012, Design of High-Reliability eFuse OTP Memory for PMICs. Journal of Korea Institute of Information and Communication Engineering, 16(7): 1455–1462. https://doi.org/10.6109/jkiice.2012.16.7.1455
Kim D-H, Jang J-H, Jin L, et al., 2010, Design and Measurement of a 1-kBit eFuse One-Time Programmable Memory IP Based on a BCD Process. IEICE Transactions on Electronics, E93-C(8): 1365–1370. https://doi.org/10.1587/transele.E93.C.1365
Kim J-H, Kim D-H, Jin L, et al., 2011, Design of 1-Kb eFuse OTP Memory IP with Reliability Considered. Journal of Semiconductor Technology and Science, 11(2): 88–94. https://doi.org/10.5573/JSTS.2011.11.2.088
